

# Research on the Unbalanced Compensation of Delta-connected Cascaded H-bridge Multilevel SVG

Rui Luo, *Student Member, IEEE*, Yingjie He, *Member, IEEE*,  
and Jinjun Liu, *Senior Member, IEEE*

**Abstract**—The paper presents the application of Delta-connected cascaded H-bridge multilevel SVG under unbalanced compensation currents or unbalanced supply voltages. Clustered balancing control for delta-connected SVG can be realized by injecting a zero-sequence current to the delta-loop. But zero-sequence current injection may cause the high peak phase current which may break converter switches. The aim of this paper is to analyze the key factors that affect the maximum output current of the SVG with injecting zero-sequence current and acquire the quantitative relationship between unbalance compensation capability, the unbalance degree of the supply voltage, the initial phase of negative-sequence voltage, the unbalance degree of the compensation current and the initial phase of negative-sequence current. On this foundation, the valid compensation range of delta-connected SVG under unbalanced conditions is obtained. Furthermore, the compensation characteristic of the negative-sequence current is deduced with the certain supply voltage and the influence of supply voltage variation on the maximum output current for SVG is also considered with the certain compensation current. Finally, the correctness of the relevant theoretical analysis is verified by simulation and experiment.

**Index Terms**—Delta-connected cascaded H-bridge multilevel SVG, zero-sequence current, unbalance degree.

## I. INTRODUCTION

IN recent years, with more and more impulsive and fluctuating load connected to the power system, voltage fluctuation, flicker and voltage unbalance problems are increasingly serious, which are serious threats to the safe and stable operation of the power system. Therefore, there is an urgent need to install power quality improvement devices in the system. Among power quality improvement devices, static var generator (SVG)

due to good compensation, fast response, small energy storage component size and low harmonic content and so on, has been widely applied [1-3]. Among the SVGs family, the cascaded H-bridge multilevel SVG has been receiving considerable attention due to the advantages of easy modular expansion, independent inverter units, no need for multiple transformer access and less switching devices required at the same output level [4-7]. The cascaded H-bridge multilevel SVG has two different structures, namely star and delta. When the asymmetrical loads are compensated, the star-connected SVG is required to output both reactive and negative-sequence currents, and offset occurs at neutral-point of the star-connected SVG. When the severely asymmetrical loads are compensated, a smaller command voltage in one phase of the star-connected SVG is required to output and the cluster needs a small number of H-bridge modules, but a larger command voltage in other phase of the star-connected SVG is required to output and the cluster needs a larger number of H-bridge modules. Therefore, it is not suitable for the star-connected SVG to compensate the severely asymmetrical load. For the delta-connected SVG, the H-bridge modules in each cluster can be independently controlled, which is equivalent to the change of the asymmetrical load structure. The delta-connected SVG can quickly and accurately compensates symmetrical and asymmetrical loads well, which is impossible for the star-connected SVG to realize. For above reasons, the delta-connected SVG is chosen as the emphases for research in this paper.

Delta-connected cascaded H-bridge multilevel SVG has many advantages that many other topologies don't have, but there are also some defects in the delta-connected SVG. Among them, cluster voltage control is difficult for the design of SVG control system. In practical applications, the parallel loss and the switching loss of the H-bridge module, and the conduction inconsistency between the trigger pulses of the switching device will lead to the imbalance of the dc-link voltage. If corresponding measures are not taken to control the dc-link voltage, the imbalance of the dc-link voltage will not only affect the compensation effect of SVG, but also threaten the safe and stable operation of the SVG. Taking aim at the above mentioned problem, many control strategies have been put forward by experts and scholars. The split phase control method [8][9], the equilibrium component method [10] and the zero-sequence current injection method [11-15] are three main methods currently used for cluster voltage control in the delta-connected

Manuscript received July 21, 2017; revised October 3, 2017, January 3, 2018 and January 29, 2018, accepted February 12, 2018 This work was supported in part by National Natural Science Foundation of China (51777158), Comprehensive Cross Project of Basic Research (1191329727) and Research foundation of State Key Laboratory of Large Electric Drive System and Equipment Technology (SKLLDJ022016004).

The authors are with the State Key Lab of Electrical Insulation and Power Equipment, School of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China (e-mail:1328591233@qq.com; yjhe@mail.xjtu.edu.cn; jjliu@xjtu.edu.cn).

SVG. Among the methods, zero-sequence current injection method has received extensive attention because the zero-sequence current only flows in the loop and does not affect the output compensating line current of the device.

The control strategies based on the zero-sequence current superposition introduce zero-sequence current into the output phase current of the delta-connected cascaded H-bridge multilevel SVG to guarantee dc-link voltage balancing, which increase the output phase current. So the unbalanced range in which SVG can operate reliably is limited when the rated output phase current is decided. At present, the most of the literature focuses on researching the control strategies, and only a few literatures have given a quantitative analysis on the compensating capability of the star-connected cascaded H-bridge multilevel SVG, and there is rarely introduction about quantitative analysis on the compensating capability of the delta-connected cascaded H-bridge multilevel SVG. For the star-connected SVG, in the work presented in [16], the compensation ability of the negative-sequence current was analyzed under the symmetrical grid voltage, but the compensation ability under the asymmetrical grid voltage was not studied. In [17], the compensation capacity under the condition of simple negative-sequence current was quantitatively analyzed, but the research on the whole compensation domain was lacking. For the delta-connected SVG, in [18], it was discussed that the reactive power rating is related to the voltage unbalance factor and phase angle of negative-sequence voltage, but ignored the effect of the unbalanced compensation currents. In addition, in the work presented in [19], it indicates that both the star-connected SVG and delta-connected SVG exhibit a singularity in the solution of the zero-sequence component, which in turn limits the operational range, but it didn't exactly give the unbalanced compensation ability and range for two configurations with zero-sequence component injection.

At present, there is no comprehensive quantitative analysis on compensation ability of the delta-connected cascaded H-bridge multilevel SVG. Therefore, the aim of this paper is to analyze the key factors that affect the maximum output current of the SVG under unbalanced conditions, and give the valid compensation range of delta-connected SVG. At the same time, the compensation characteristics of the negative-sequence current are deduced under the certain supply voltage and the influence of the variation of the supply voltage on the maximum output current of the SVG is also discussed under the certain compensation current. The results of the analysis are verified by simulation and experiment.

## II. CLUSTER VOLTAGE CONTROL UNDER UNBALANCED CONDITIONS

### A. Control Principle Based on Superposition of Zero-sequence Current Component

The system configuration of the delta-connected cascaded H-bridge multilevel SVG is depicted in Fig. 1.




Fig. 1. Delta-connected cascaded H-bridge multilevel SVG system configuration

Three phases of A, B and C are in delta configuration, and each phase consists of  $N$  identical H-bridge modules in series, and then is connected to the grid by interface inductance  $L_i (i=ab, bc, ca)$ . The voltages of the three-phase system are  $u_{sa}, u_{sb}, u_{sc}$  and the currents of the three-phase system are  $i_{sa}, i_{sb}, i_{sc}$ . The output line currents of SVG are  $i_{ca}, i_{cb}, i_{cc}$ , and the output phase currents of SVG are  $i_{cab}, i_{cbc}, i_{cca}$ , and the load currents are  $i_{la}, i_{lb}, i_{lc}$ .  $u_{dci\_k} (i=ab, bc, ca, k=1, 2, 3, \dots, N)$  represents dc-link voltage of H-bridge module, and  $R_{dci\_k}, C_{dci\_k} (i=ab, bc, ca, k=1, 2, 3, \dots, N)$  represent the resistance equivalent to the power loss and DC capacitor of each H-bridge module respectively.

Referring to Fig. 1, the voltage of each phase leg of delta-connected cascaded H-bridge multilevel SVG under unbalanced supply voltage can be written as

$$\begin{aligned} u_{sab} &= \sqrt{2}U_p \sin(\omega t) + \sqrt{2}U_n \sin(\omega t + \varphi) \\ u_{sbc} &= \sqrt{2}U_p \sin(\omega t - 120^\circ) + \sqrt{2}U_n \sin(\omega t + \varphi + 120^\circ) \\ u_{sca} &= \sqrt{2}U_p \sin(\omega t + 120^\circ) + \sqrt{2}U_n \sin(\omega t + \varphi - 120^\circ) \end{aligned} \quad (1)$$

Where,  $U_p, U_n$  are the effective values of positive and negative-sequence components of voltage, and  $\varphi$  is the initial phase of negative-sequence voltage. Similarly, the current flowing through each phase leg is shown as follows:

$$\begin{aligned} i_{cab} &= \sqrt{2}I_p \sin(\omega t + \gamma) + \sqrt{2}I_n \sin(\omega t + \phi) \\ i_{cbc} &= \sqrt{2}I_p \sin(\omega t + \gamma - 120^\circ) + \sqrt{2}I_n \sin(\omega t + \phi + 120^\circ) \\ i_{cca} &= \sqrt{2}I_p \sin(\omega t + \gamma + 120^\circ) + \sqrt{2}I_n \sin(\omega t + \phi - 120^\circ) \end{aligned} \quad (2)$$

Where,  $I_p, I_n$  are the effective values of positive and negative-sequence components of current, and  $\gamma, \phi$  are the initial phase of positive and negative-sequence current respectively.

According to (1) and (2), the average power flow at each phase in one cycle can be calculated by (3).

$$\begin{aligned}\overline{p_{ab}} &= U_p I_p \cos \gamma + U_n I_n \cos(\phi - \varphi) \\ &\quad + U_p I_n \cos \phi + U_n I_p \cos(\gamma - \varphi) \\ \overline{p_{bc}} &= U_p I_p \cos \gamma + U_n I_n \cos(\phi - \varphi) \\ &\quad + U_p I_n \cos(\phi - 120^\circ) + U_n I_p \cos(\gamma - \varphi + 120^\circ) \\ \overline{p_{ca}} &= U_p I_p \cos \gamma + U_n I_n \cos(\phi - \varphi) \\ &\quad + U_p I_n \cos(\phi + 120^\circ) + U_n I_p \cos(\gamma - \varphi - 120^\circ)\end{aligned}\quad (3)$$

It can be seen from (3) that the average power absorbed by each phase can be divided into two parts:  $\overline{p}$  is the same part of the phase cluster power flows and  $\Delta \overline{p}_i$  is the deviation of the phase cluster power flows, and the relationship between two parts is shown as follow,

$$\overline{p}_i = \overline{p} + \Delta \overline{p}_i \quad (i = ab, bc, ca) \quad (4)$$

Where,

$$\overline{p} = U_p I_p \cos \gamma + U_n I_n \cos(\phi - \varphi) \quad (5)$$

$$\begin{cases} \Delta \overline{p}_{ab} = U_p I_n \cos \phi + U_n I_p \cos(\gamma - \varphi) \\ \Delta \overline{p}_{bc} = U_p I_n \cos(\phi - 120^\circ) + U_n I_p \cos(\gamma - \varphi + 120^\circ) \\ \Delta \overline{p}_{ca} = U_p I_n \cos(\phi + 120^\circ) + U_n I_p \cos(\gamma - \varphi - 120^\circ) \end{cases} \quad (6)$$

Assuming that there is no converter power loss, which is reasonable because power loss is so small that it can be ignored in the real installation. In order to maintain cluster voltage balancing, it is necessary to superimpose the zero-sequence current into the delta-connected cascaded H-bridge multilevel SVG to ensure the zero active power flow. Phasor diagram showing how to find out zero-sequence current is shown in Fig. 2,  $U_{si}(i=a,b,c)$  and  $U_{si}(i=ab,bc,ca)$  are the phase voltage and line voltage phasors on point of common coupling (PCC) respectively, the relationship between the two can be written as

$$\begin{bmatrix} U_{sab} \\ U_{sbc} \\ U_{sca} \end{bmatrix} = \begin{bmatrix} U_{sa} - U_{sb} \\ U_{sb} - U_{sc} \\ U_{sc} - U_{sa} \end{bmatrix} \quad (7)$$

$I_{ci}(i=ab,bc,ca)$  and  $I_{ci}(i=a,b,c)$  refer to the output compensation phase and line currents phasors of SVG respectively, the relationship between the two is shown in (8).  $I_{ci}(i=ab,bc,ca)$  can be resolved into positive-sequence component ( $I_{ci}^p$ ) and negative-sequence component ( $I_{ci}^n$ ) without introducing zero-sequence component.  $I_{ci}(i=ab,bc,ca)$  can be expressed by (9)

$$\begin{bmatrix} I_{ca} \\ I_{cb} \\ I_{cc} \end{bmatrix} = \begin{bmatrix} I_{cab} - I_{cca} \\ I_{cbc} - I_{cab} \\ I_{cca} - I_{cbc} \end{bmatrix} \quad (8)$$

$$\begin{bmatrix} I_{cab} \\ I_{cbc} \\ I_{cca} \end{bmatrix} = \begin{bmatrix} I_{cab}^p \\ I_{cbc}^p \\ I_{cca}^p \end{bmatrix} + \begin{bmatrix} I_{cab}^n \\ I_{cbc}^n \\ I_{cca}^n \end{bmatrix} \quad (9)$$

Obviously,  $I_{ci}(i=ab,bc,ca)$  and  $U_{si}(i=ab,bc,ca)$  are not perpendicular without introducing the zero-sequence current

component ( $I_{ci}^0$ ), which will cause some clusters to absorb energy from the grid and dc-link voltage is rising, and the other clusters release energy to the grid and the dc-link is decreasing. After introducing  $I_{ci}^0$ ,  $I_{ci}(i=ab,bc,ca)$  can be written as

$$\begin{bmatrix} I_{cab} \\ I_{cbc} \\ I_{cca} \end{bmatrix} = \begin{bmatrix} I_{cab}^p \\ I_{cbc}^p \\ I_{cca}^p \end{bmatrix} + \begin{bmatrix} I_{cab}^n \\ I_{cbc}^n \\ I_{cca}^n \end{bmatrix} + \begin{bmatrix} I_{cab}^0 \\ I_{cab}^0 \\ I_{cab}^0 \end{bmatrix} \quad (10)$$

Where,

$$I_{cab}^0 = I_{cbc}^0 = I_{cca}^0 \quad (11)$$

At moment,  $I_{ci}(i=ab,bc,ca)$  is perpendicular to the corresponding terminal voltage  $U_{si}(i=ab,bc,ca)$ . In the view of phasor, zero-sequence current is introduced to change the phase angle of the fundamental component of the phase current inside the triangle without affecting  $I_{ci}(i=a,b,c)$ . By selecting the proper zero-sequence current component, the phase current can be perpendicular to the line voltage respectively, and the active power flowing each phase leg is zero, and cluster voltage is kept balancing.




Fig.2. Phasor diagram showing how to find out zero-sequence current

Setting the zero-sequence voltage is

$$i_0 = \sqrt{2} I_0 \sin(\omega t + \delta) \quad (12)$$

Where,  $I_0$  is the effective value of zero-sequence current;  $\delta$  is initial phase of zero-sequence current. With injecting zero-sequence current, the average active power absorbed by each phase leg can be expressed by

$$\overline{p}_i = \overline{p} + \Delta \overline{p}_i + \Delta \overline{p}_i^0 \quad (i = ab, bc, ca) \quad (13)$$

Where,

$$\overline{p} = U_p I_p \cos \gamma + U_n I_n \cos(\phi - \varphi) \quad (14)$$

$$\begin{cases} \Delta \overline{p}_{ab} = U_p I_n \cos \phi + U_n I_p \cos(\gamma - \varphi) \\ \Delta \overline{p}_{bc} = U_p I_n \cos(\phi - 120^\circ) + U_n I_p \cos(\gamma - \varphi + 120^\circ) \\ \Delta \overline{p}_{ca} = U_p I_n \cos(\phi + 120^\circ) + U_n I_p \cos(\gamma - \varphi - 120^\circ) \end{cases} \quad (15)$$

$$\begin{cases} \Delta \overline{p}_{ab}^0 = U_p I_0 \cos \delta + U_n I_0 \cos(\delta - \varphi) \\ \Delta \overline{p}_{bc}^0 = U_p I_0 \cos(\delta + 120^\circ) + U_n I_0 \cos(\delta - \varphi - 120^\circ) \\ \Delta \overline{p}_{ca}^0 = U_p I_0 \cos(\delta - 120^\circ) + U_n I_0 \cos(\delta - \varphi + 120^\circ) \end{cases} \quad (16)$$

The power loss of the device is ignored and the overall active power flows is zero, we can get (17) easily as follow:

$$\sum_{i=ab, bc, ca} \overline{p_i} = 3(U_p I_p \cos \gamma + U_n I_n \cos(\phi - \varphi)) = 0 \quad (17)$$

At the same time, in order to maintain the cluster voltages of three phases basically constant, it is necessary to ensure that the active power flowing through each phase leg is zero. Due to the restriction of the existing (17), the zero-sequence current only needs to satisfy (18).

$$\begin{cases} \overline{p_{ab}} = 0 \\ \overline{p_{bc}} = 0 \end{cases} \quad (18)$$

Based on equation (13) – (18), the expression of zero-sequence current can be obtained as follows.

$$\begin{aligned} i_0 &= \sqrt{2} I_0 \sin(\omega t + \delta) \\ &= \sqrt{2} I_p \left[ \frac{-U_n U_p I_p \cos(\gamma - 2\varphi) + U_p U_p I_n \cos \phi - U_p U_n I_n \cos(\phi + \varphi) + U_p U_n I_p \cos(\gamma - \varphi)}{(U_n - U_p)(U_n + U_p)} \right] \sin \omega t \\ &\quad + \sqrt{2} I_p \left[ \frac{U_n U_p I_p \sin(\gamma - 2\varphi) - U_p U_p I_n \sin \phi - U_p U_n I_n \sin(\phi + \varphi) + U_p U_n I_p \sin(\gamma - \varphi)}{(U_n - U_p)(U_n + U_p)} \right] \cos \omega t \end{aligned} \quad (19)$$

### B. Influence Factors of Zero-sequence Current Component

According to (19), it can be obviously seen that the zero-sequence current of the delta-connected cascaded H-bridge multilevel SVG under unbalanced conditions is affected by the factors such as  $U_p$ ,  $U_n$ ,  $I_p$ ,  $I_n$ ,  $\gamma$ ,  $\phi$ ,  $\varphi$ . In order to facilitate the quantitative research on zero-sequence current, it is necessary to further analyze the key factors. The unbalance degree of supply voltage and compensation current is defined in (20) respectively.

$$K_u = U_n / U_p, \quad K_i = I_n / I_p \quad (20)$$

Equation (14) can be rewritten as

$$\begin{aligned} i_0 &= \sqrt{2} I_0 \sin(\omega t + \delta) \\ &= \sqrt{2} I_p \left[ \frac{-K_u K_u \cos(\gamma - 2\varphi) + K_i \cos \phi - K_u K_i \cos(\phi + \varphi) + K_u \cos(\gamma - \varphi)}{(K_u - 1)(K_u + 1)} \right] \sin \omega t \\ &\quad + \sqrt{2} I_p \left[ \frac{K_u K_u \sin(\gamma - 2\varphi) - K_i \sin \phi - K_u K_i \sin(\phi + \varphi) + K_u \sin(\gamma - \varphi)}{(K_u - 1)(K_u + 1)} \right] \cos \omega t \end{aligned} \quad (21)$$

The equation (21) shows that a practical limitation exists in delta-connected SVG, with an infinite zero-sequence current requirement needed under specific operating conditions. In other words, the zero-sequence current  $i_0$  tends to infinity when  $K_u$  tends to 1. Substituting (20) into (17) and solving (17) to get the relationship between  $K_u$ ,  $K_i$ ,  $\gamma$ ,  $\phi$  and  $\varphi$  as follow:

$$\gamma = \begin{cases} \pi - \arccos(-K_u K_i \cos(\phi - \varphi)) & 0 < \gamma < \pi \\ \pi + \arccos(-K_u K_i \cos(\phi - \varphi)) & \pi < \gamma < 2\pi \end{cases} \quad (22)$$

Substituting (22) into (21), it is found that the capacitive and inductive characteristics of the positive-sequence current (the value range of  $\gamma$ ) have an important impact on the zero-sequence current. In addition, the zero-sequence current of the delta-connected cascaded H-bridge multilevel SVG under unbalanced conditions is determined by the five factors. In addition to the effective value of positive-sequence current  $I_p$ , the other four factors are:  $K_u$  is the unbalance degree of the supply voltage,  $K_i$  is the unbalance degree of compensation current,  $\varphi$  is the initial phase of the negative-sequence voltage component of supply voltage, and  $\phi$  is the initial phase of negative-sequence current component of compensation current. Zero-sequence current is satisfied by

$$i_0 = I_p \mathbf{gg}(K_u, K_i, \phi, \varphi) \quad (23)$$

According to the functions shown in (21) and (23), the quantitative relationships of the unitary value of the amplitude (based on the rating current of the power grid) and phase of zero-sequence current, the unbalance degree of supply voltage and the unbalance degree of compensation current are shown in Fig. 3.




Fig.3. The amplitude and phase change of zero-sequence current of delta-connected cascaded H-bridge multilevel SVG

### III. UNBALANCED COMPENSATION RANGE

Regardless of line loss, the maximum values of current flowing through three-phase legs and output voltage of the delta-connected cascaded H-bridge multilevel SVG are shown in (24) and (25) respectively with injecting zero-sequence current.

$$I_{\max} = \max \{ |i_{cab} + i_0|, |i_{cbc} + i_0|, |i_{cca} + i_0| \} \quad (24)$$

$$\begin{aligned} U_{\max} &= \max \{ |u_{sab} + j\omega L_{ab}(i_{cab} + i_0)|, \\ &\quad |u_{sbc} + j\omega L_{bc}(i_{cbc} + i_0)|, \\ &\quad |u_{sca} + j\omega L_{ca}(i_{cca} + i_0)| \} \end{aligned} \quad (25)$$

Where,  $|\cdot|$  represents phasor modulo operation.

Substituting (1), (2) and (21) into (24), the functional relationship between the maximum output current amplitude of the delta-connected cascaded H-bridge multilevel SVG and each variable is obtained by

$$I_{\max}/I_p = G(K_u, K_i, \phi, \varphi) \quad (26)$$

When compensating the negative-sequence current, it is necessary for the delta-connected cascaded H-bridge multilevel SVG to inject the zero-sequence current to maintain cluster voltages balance, which is likely to cause the variation of output voltage or current of some phase legs, and result that the output voltage or current exceeds the rated value and device is damaged. However, in engineering practice, the voltage fluctuation caused by the zero-sequence current in the inductor is very small relative to the voltage on point of common coupling (PCC), whose influence on the output voltage of the device can be neglected. Because the device is prone to overcurrent rather than over-voltage after injecting the zero-sequence current and  $I_{\max}/I_p$  can accurately reflect the status of output current of each phase leg,  $I_{\max}/I_p$  is chosen as the standard to measure the unbalance compensation ability of the delta-connected cascaded H-bridge multilevel SVG in this paper. Only when the value of  $I_{\max}/I_p$  is smaller than the rated value, the SVG can operate normally.

According to the functional relationship shown in (26), it can be seen that the output current level  $I_{\max}/I_p$  is mainly affected by four factors: the unbalance degree of the supply voltage  $K_u$ , the initial phase of the negative-sequence voltage component of supply voltage  $\varphi$ , the unbalance degree of the compensation current  $K_i$  and the initial phase of negative-sequence current component of compensation current  $\phi$ . when the other parameters are decided, the quantitative relationship between the output current level  $I_{\max}/I_p$ , the unbalance degree of the supply voltage  $K_u$  and the unbalance degree of the compensation current  $K_i$  can be obtained by MATLAB numerical analysis method, as shown in Fig. 4.

When the output current level  $I_{\max}/I_p$  is determined by the limitation of the SVG itself, such as the maximum current that can flow through switching devices and so on, there is a plane paralleling to the  $K_u$  and  $K_i$  axes along the rated value of  $I_{\max}/I_p$ . Only the unbalanced operating range below the plane is the area where the device can operate reliably. From the point of view of practical application, when the output rated current of the device and the unbalance degree of the compensation current are determined, in order to ensure the safe and stable operation of the device, it is necessary to control the unbalance degree of the supply voltage in the proper range. In addition, the rated output current of delta-connected cascaded H-bridge multilevel SVG is affected simultaneously by  $K_u$  and  $K_i$ , and the influence of  $K_u$  is more significant. Scilicet, the delta-connected SVG is more sensitive to the unbalance degree of the supply voltage and appears more preferable choice for industrial application, such as arc furnaces, where the converter aims to exchange both positive- and negative-sequence current and the loads typically connected to relatively strong grids.




Fig.4. Variation of output current level of delta-connected cascaded H-bridge multilevel SVG with the change of  $K_u$  and  $K_i$

Similarly, when the other parameters are decided, the relationship between the output current level  $I_{\max}/I_p$ , the unbalance degree of the compensation current  $K_i$  and the initial phase of the negative-sequence current component  $\phi$  is shown in Fig. 5.

As illustrated in Fig. 5, the output current level  $I_{\max}/I_p$  is increasing with the increase of the proportion of negative-sequence current component in the compensation current. In the case of Fig. 5(a), assuming that the rated output current of the device is 1000A and the value of  $I_p$  is 250A, the rated output current level of the device is 4. In order to ensure the safe and stable operation of the device, by means of calculation, the value of  $K_i$  must be less than 44 %. Comparing Fig. 5(a) and Fig. 5(b) (or Fig. 5(c) and Fig. 5(d)), it can be found that when the output current level reaches the maximum value, the phase difference between the initial phase of the negative-sequence current component  $\phi$  in two figures is  $180^\circ$ , which indicates that the capacitive and inductive characteristics of the positive-sequence current have no influence on the maximum output current of the device. In addition, Fig. 5 shows that, when the supply voltage is symmetrical ( $K_u=0$ ),  $I_{\max}/I_p$  occurs periodic change with the variation of  $\phi$ ; when the supply voltage is asymmetric ( $K_u=0.1$ ),  $I_{\max}/I_p$  occurs aperiodic change with the variation of  $\phi$ .




Fig.5. Variation of output current level of delta-connected cascaded H-bridge multilevel SVG with the change of  $K_i$  and  $\phi$



when the other parameters are decided, in the same way, the relationship between the output current level  $I_{\max}/I_p$ , the unbalance degree of the supply voltage  $K_u$  and the initial phase of the negative-sequence voltage component  $\varphi$  is shown in Fig. 6 (Because the graphics with  $0 < \gamma < \pi$  and  $\pi < \gamma < 2\pi$  are similar, we choose the graphics with  $0 < \gamma < \pi$ ). As illustrated in Fig. 6,  $I_{\max}/I_p$  reaches the maximum value at the vicinity where  $K_u$  is 1: when  $0 < K_u < 1$ , the output current level  $I_{\max}/I_p$  increases with the increase of negative-sequence voltage; when  $1 < K_u < 10$ , the output current level  $I_{\max}/I_p$  decreases first and then tends to be stable and remains greater than 2.2 ( $K_i=0$ ) or 2.4 ( $K_i=0.2$ ). But the proportion of negative-sequence voltage component is too high when  $1 < K_i < 10$ , and it is not suitable for practical application. In addition, Fig. 6 shows that, when the compensation current is symmetrical ( $K_i=0$ ),  $I_{\max}/I_p$  occurs periodic change with the variation of  $\varphi$ ; when the compensation current is asymmetric ( $K_i=0.2$ ),  $I_{\max}/I_p$  occurs aperiodic change with the variation of  $\varphi$ .

Therefore, in the case of a certain compensation current, it is necessary for delta-connected cascaded H-bridge multilevel SVG to consider  $K_u$ . If the voltage at the point of common coupling does not meet the requirements, it is very likely to affect the cluster voltage balance and the output current value of the device is very high, and then damage device. For the safe and stable operation of the device, the delta-connected cascaded H-bridge multilevel SVG should be applied where the  $K_u$  is relatively low.




Fig.6. Variation of output current level of delta-connected cascaded H-bridge multilevel SVG with the change of  $K_u$  and  $\varphi$

#### IV. SIMULATION AND EXPERIMENTAL RESULTS

##### A. Simulation Results

In order to verify the accuracy of the theoretical derivation and quantitative analysis in this paper, a simulation model of delta-connected cascaded H-bridge multilevel SVG is built by using Matlab/Simulink. The simulation parameters are shown in Table. I.

TABLE.I

PARAMETERS OF SIMULATION

Variables	Symbol	Value
Line-to-line rms voltage	$u_s$	10(kV)
Grid frequency	$f$	50(Hz)
Cascaded cell number	$N$	12
DC bus capacitor	$C_{dc}$	4700(uF)
Switching frequency	$f_{sw}$	10(kHz)
Couple inductor	$L$	6(mH)
Nominal DC voltage	$u_{dc}^*$	1000(V)

The simulation model uses three layers voltage control system and the control block diagram is shown in Fig. 7. The whole control system is divided into three layers: the first layer is the overall dc-link voltage control, which is responsible to maintain the sum of dc-link voltage of all H-bridge modules constant; the second layer is the cluster voltage control, which is achieved by superimposing the zero-sequence current component  $i_0^*$  so that the active power between three-phases legs is zero, and  $i_0^*$  can be obtained by (18), positive and negative-sequence components of the measured signals are estimated using delayed signal cancellation (DSC) technique [20]; the third layer is the individual voltage control, which is achieved by exchanging energy among each H-bridge module within each phase leg, The individual voltage control in this paper is based on the method in [13]. As shown in Fig. 7,  $u_{dc}^*$  is the dc-link voltage reference value,  $\bar{u}_{dc}$  is the total dc-link voltage average,  $i_{la}$ ,  $i_{lb}$ ,  $i_{lc}$  are three phase load currents.  $i_{cd}$ ,  $i_{cq}$  and  $i_{c0}$  refer to compensation current component in d, q and 0 axis respectively,  $i_{cd}^*$ ,  $i_{cq}^*$  are the command value corresponding to the preceding component in d and q axis,  $U_p$ ,  $U_n$  and  $\varphi$  represent the effective values of positive and negative-sequence components of supply voltage and the initial phase of negative-sequence voltage respectively,  $I_p$ ,  $I_n$  and  $\phi$  represent the effective values of positive and negative-sequence components of compensation current and the initial phase of negative-sequence current respectively.




Fig.7 The block diagram of the total control system

The simulation results are shown in Fig. 8, which are divided into five stages. *Stage I* ( $t < 0.2s$ ): The unbalance degrees of the supply voltage and compensation current were zero, only the positive-sequence reactive current was compensated, as illustrated in Fig. 8(a), the dc-link voltage and compensation current also can be kept balance without injecting the zero-sequence current, which was consistent with the theory. *Stage II* ( $0.2s < t < 0.4s$ ): In this stage, the unbalance degree of the supply voltage was still zero, but the unbalance degree of the




Fig.8 Partial enlargement waveforms during sudden change of unbalance degree

compensation current changed from 0 to 20%, then the SVG need to compensate reactive and negative-sequence current at the same time. It was necessary for the SVG to inject the corresponding zero-sequence current to achieve the cluster voltage balance control, as shown in Fig. 8(a). *Stage III* ( $0.4s < t < 0.6s$ ): The unbalance degree of the compensation current increased from 20% to 50%, which was more than the designed maximum unbalance degree 44%, as shown in Fig. 8(b). After the mutation, the maximum value of the output phase current exceeds its rated value 1000A. *Stage IV* ( $0.6s < t < 0.8s$ ): The unbalance degree of the compensation current decreased from 50% to 20%, the unbalance degree of the supply voltage increased from 0 to 10%. At this stage, the zero-sequence current was adjusted, and the cluster voltage reached stable state again, as shown in Fig. 8(c). *Stage V* ( $0.8s < t < 1s$ ): The unbalance degree of the compensation current was still 20%, the unbalance degree of the supply voltage changed from 10% to 40%, SVG cannot maintain cluster voltage balance, and the amplitude of the output phase current is much larger than its rated value, and the output line current does not change after the mutation, indicating that the injected zero-sequence current flows only inside the triangle and has no effect on the output line current, as shown in Fig. 8(d).

As illustrated in Fig. 8, whether the delta-connected cascaded H-bridge multilevel SVG can send out the negative-sequence current and maintain the cluster voltage balance or not, it is related to the unbalance degree of the supply voltage and the compensation current. When the unbalance degree of the supply voltage or the compensation current increase, the injected zero-sequence current amplitude increases significantly, which will result that the output current of some legs exceeds their rated value.

In addition, in order to maintain the cluster voltage balancing, it is necessary to inject the corresponding zero-sequence current when the unbalance degree of the supply voltage and the compensation current change within the rated range. The waveforms of the zero-sequence current and the cluster voltage are shown in Fig. 8. With injecting corresponding zero-sequence current, the cluster voltage is maintained at a stable value 12kV, which verifies the accuracy of theoretical calculation of zero-sequence current.

## B. Experiment Results

Theoretic analysis results are necessary to be further verified by the actual circuits. The main controllers of experiment platform are DSP and FPGA. DSP is TMS320F28335 of TI Company, which is dedicated to realize the control algorithm of the entire system. FPGA is Cyclone II series EP2C35F484C8 of Altera Company, which mainly generates the PWM gating signals and the other achieves communications and protections. The basic parameters of the experiment are as follows: the supply voltage amplitude is 100V, the supply voltage frequency is 50Hz, the inductance value is 6mH, the number of H-bridge module in each phase is two, and the dc-link voltage of the H-bridge module is 60V.

The control strategy adopted in the experiment is consistent with the simulation. The experimental results are shown in Fig. 9—12. Fig. 9 indicates the waveforms of supply voltage in AB phase and the compensating current in SVG when load with

smaller unbalance degree mutates into load with larger unbalance degree. Fig. 10 shows the waveforms of zero-sequence current and dc-link voltage of each cluster in SVG when load with smaller unbalance degree mutates into load with larger unbalance degree. Fig. 11 shows the waveforms of supply voltage in AB phase and the compensating current when load with larger unbalance degree mutates into load with smaller unbalance degree. Fig. 12 shows the waveforms of zero-sequence current and dc-link voltage of each cluster in SVG when load with larger unbalance degree mutates into load with smaller unbalance degree. It can be observed that when the load mutated, the injected zero-sequence current is adjusted in time to ensure that the SVG can accurately compensate the reactive and negative-sequence current and stabilize the dc-link voltage near the reference value. In addition, the introduction of zero-sequence current will lead to reactive and negative-sequence current amplitude changes, which is likely to cause overcurrent and damage device. Therefore, it is necessary to limit the unbalance degree of compensation current within a proper range in the mutation test.




Fig.9 The waveforms of supply voltage in AB phase and the compensating current when load with smaller unbalance degree mutates into load with larger unbalance degree




Fig.10 The waveforms of zero-sequence current and dc-link voltage of each phase when load with smaller unbalance degree mutates into load with larger unbalance degree




Fig.11 The waveforms of supply voltage in AB phase and the compensating current when load with larger unbalance degree mutates into load with smaller unbalance degree






Fig.12 The waveforms of zero-sequence current and dc-link voltage of each phase when load with larger unbalance degree mutates into load with smaller unbalance degree

## V. CONCLUSION

In this paper, the effect of unbalanced supply voltage and compensation current on the delta-connected SVG has been analyzed. Injecting zero-sequence current into the delta-loop allows maintaining cluster voltage balancing for the SVG. However, it has been shown that zero-sequence current injection may cause the high peak phase current which may break converter switches. In order to guarantee safe and reliable operation of the delta-connected SVG, whose maximum output current level  $I_{\max}/I_p$  is chosen as the standard to measure its unbalance compensation capability and the valid compensation range under unbalanced conditions can also be obtained. The unbalance compensation range of the delta-connected structure is limited by the unbalance degree of the supply voltage, the initial phase of negative-sequence voltage, the unbalance degree of the compensation current and the initial phase of negative-sequence current. The quantitative relationship between unbalance compensation capability and other influence factors derived in this paper can provide a good theoretical basis for the parameter design and device selection of the delta-connected cascaded H-bridge multilevel SVG. In addition, the delta-connected SVG is more sensitive to the unbalance degree of the supply voltage than the unbalance degree of the compensation current, and it will be a better way for industrial applications aiming at improving the power quality. The simulation and experimental results further verified the rationality and accuracy of the analysis.

## REFERENCES

- [1] H. Akagi, "Classification, Terminology, and Application of the Modular Multilevel Cascade Converter (MMCC)," *IEEE Transactions on Power Electronics*, vol. 26, no. 11, pp. 3119-3130, Nov. 2011.
- [2] F. Z. Peng and Jih-Sheng Lai, "Dynamic performance and control of a static VAR generator using cascade multilevel inverters," *IEEE Transactions on Industry Applications*, vol. 33, no. 3, pp. 748-755, May/Jun 1997.
- [3] C. K. Lee, J. S. K. Leung, S. Y. R. Hui and H. S. H. Chung, "Circuit-level comparison of STATCOM technologies," *Power Electronics Specialist Conference, 2003. PESC '03. 2003 IEEE 34th Annual*, 2003, pp. 1777-1784 vol.4.
- [4] F. Z. Peng and Jin Wang, "A universal STATCOM with delta-connected cascade multilevel inverter," *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551)*, 2004, pp. 3529-3533 Vol.5.
- [5] L. Maharjan, S. Inoue, H. Akagi and J. Asakura, "A transformerless battery energy storage system based on a multilevel cascade PWM converter," *2008 IEEE Power Electronics Specialists Conference*, Rhodes, 2008, pp. 4798-4804.
- [6] N. Hatano and T. Ise, "Control Scheme of Cascaded H-Bridge STATCOM Using Zero-Sequence Voltage and Negative-Sequence Current," *IEEE Transactions on Power Delivery*, vol. 25, no. 2, pp. 543-550, April 2010.
- [7] K. Sano and M. Takasaki, "A Transformerless D-STATCOM Based on a Multivoltage Cascade Converter Requiring No DC Sources," *IEEE Transactions on Power Electronics*, vol. 27, no. 6, pp. 2783-2795, June 2012.
- [8] Z. Chunyan and L. Zhao, "Advanced compensation mode for cascade multilevel static synchronous compensator under unbalanced voltage," *IET Power Electronics*, vol. 8, no. 4, pp. 610-617, 4 2015.
- [9] Y. Feng, X. Wang, J. Wu and H. Zhang, "Research on the cluster current control of delta-connected cascade multilevel STATCOM," *2014 International Conference on Power System Technology*, Chengdu, 2014, pp. 2316-2321.
- [10] Wang Baoan, Shang Jiao, Chen Hao and Dai Ningyi, "Steinmetz theory applied to fundamental phase reference current calculation for a STATCOM with delta configuration," *TENCON 2015 - 2015 IEEE Region 10 Conference*, Macao, 2015, pp. 1-5.
- [11] M. Hagiwara, R. Maeda and H. Akagi, "Negative-Sequence Reactive-Power Control by a PWM STATCOM Based on a Modular Multilevel Cascade Converter (MMCC-SDBC)," *IEEE Transactions on Industry Applications*, vol. 48, no. 2, pp. 720-729, March-April 2012.
- [12] P. H. Wu, H. C. Chen, Y. T. Chang and P. T. Cheng, "Delta-Connected Cascaded H-Bridge Converter Application in Unbalanced Load Compensation," *IEEE Transactions on Industry Applications*, vol. 53, no. 2, pp. 1254-1262, March-April 2017.
- [13] M. Nieves, J. M. Maza, J. M. Mauricio, R. Teodorescu, M. Bongiorno and P. Rodríguez, "Enhanced control strategy for MMC-based STATCOM for unbalanced load compensation," *2014 16th European Conference on Power Electronics and Applications*, Lappeenranta, 2014, pp. 1-10.
- [14] R. E. Betz, T. Summers and T. Furney, "Symmetry Compensation using a H-Bridge Multilevel STATCOM with Zero Sequence Injection," *Conference Record of the 2006 IEEE Industry Applications Conference Forty-First IAS Annual Meeting*, Tampa, FL, 2006, pp. 1724-1731.
- [15] Yang Bo, Zeng Guang and Zhong Yanru, "Research on the control system of cascaded multilevel STATCOM for unbalanced load compensation," *2011 IEEE Power Engineering and Automation Conference*, Wuhan, 2011, pp. 88-91.
- [16] Q. Song and W. Liu, "Control of a Cascade STATCOM With Star Configuration Under Unbalanced Conditions," *IEEE Transactions on Power Electronics*, vol. 24, no. 1, pp. 45-58, Jan. 2009.
- [17] H. Zhixing et al., "Circulating current derivation and comprehensive compensation of cascaded STATCOM under asymmetrical voltage conditions," *IET Generation, Transmission & Distribution*, vol. 10, no. 12, pp. 2924-2932, 9 2 2016.
- [18] Z. He et al., "Reactive Power Strategy of Cascaded Delta-Connected STATCOM Under Asymmetrical Voltage Conditions," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 2, pp. 784-795, June 2017.
- [19] E. Behrouzian and M. Bongiorno, "Investigation of Negative-Sequence Injection Capability of Cascaded H-Bridge Converters in Star and Delta

Configuration," *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 1675-1683, Feb. 2017.

- [20] J. Svensson, M. Bongiorno and A. Sannino, "Practical Implementation of Delayed Signal Cancellation Method for Phase-Sequence Separation," *IEEE Transactions on Power Delivery*, vol. 22, no. 1, pp. 18-26, Jan. 2007



**Rui Luo** was born in Hubei Province, China, in 1993. He received the B.S. degree in electrical engineering from Wuhan University of Technology, Wuhan, China, in 2015. He is currently working toward the M.S. degree in the School of Electrical Engineering, Xi'an Jiaotong University, Xi'an, China.

His main research interests include the hybrid multilevel, multilevel converter, power quality, and the applications of power electronics in power systems.



**Yingjie He** was born in Henan Province, China, in 1978. He received his B.S., M.S. and Ph.D. from the Huazhong University of Science and Technology, Wuhan, China, in 1999, 2003 and 2007, respectively. From May 2007 to May 2009, he was with the Power Electronics and Renewable Energy Center at Xi'an Jiaotong University, Xi'an, China, as a Postdoctoral Research Scholar. He is currently an associate professor at

Xi'an Jiaotong University.

His current research interests include power quality control, multi-level inverters and the application of power electronics in power systems.



**Jinjun Liu** (M'97-SM'10) received his B.S. and Ph.D. degrees in Electrical Engineering from Xi'an Jiaotong University (XJTU), China in 1992 and 1997 respectively.

He then joined the XJTU Electrical Engineering School as a faculty. From late 1999 until early 2002, he was with the Center for Power Electronics Systems at Virginia Polytechnic Institute and State University, USA, as a visiting

Scholar. In late 2002 he was promoted to a Full Professor and then the head of the Power Electronics and Renewable Energy Center at XJTU, which now comprises 16 faculty members and around 100 graduate students and carries one of the leading power electronics programs in China. He served as an Associate Dean of Electrical Engineering School at XJTU from 2005 to early 2010, and the Dean for Undergraduate Education of XJTU from 2009 to early 2015. He currently holds the position of XJTU Distinguished Professor of Power Electronics, sponsored by Chang Jiang Scholars Program of Chinese Ministry of Education.

Dr. Liu coauthored 3 books (including one textbook), published over 300 technical papers in peer-reviewed journals and conference proceedings, holds 39 invention patents (China/US), and delivered for many times plenary keynote speeches at comprehensive IEEE conferences or China national conferences in power electronics area. He received for 7 times governmental awards at national level or provincial/ministerial level for scientific research achievements or academic/teaching career achievements. He also received the 2006 Delta Scholar Award, the 2014 Chang Jiang Scholar Award, the 2014 Outstanding Sci-Tech Worker of the Nation Award, and the IEEE Transactions on Power Electronics 2016 Prize Paper Award. His research interests are power quality control and utility applications of power electronics, micro-grids for sustainable energy and distributed generation, and more/all electronic power systems.

Dr. Liu has served as the IEEE Power Electronics Society (PELS) Region 10 Liaison and then China Liaison for 10 years, an Associate Editor for the IEEE Transactions on Power Electronics since 2006, and starting from 2015 the Vice President for membership of IEEE PELS. He is on Board of China Electrotechnical Society (CES) and was elected to a Vice President of the CES Power Electronics Society in 2013. He has been the Vice President for International Affairs, China Power Supply Society (CPSS) since 2013 and the inaugural Editor-in-Chief of CPSS Transactions on Power Electronics and Applications since 2016. He has served as a Vice Chair of the Chinese National Steering Committee for College Electric Power Engineering Programs since 2013.