VLSI Design

Mtech project and thesis help in delhi

M.Tech ECE VLSI Projects List 2019

Tool- Synopsys HSPICE/ Tanner Tools

S.No. List of the Project
1. Design of Area-Efficient and Highly Reliable RHBD I0T Memory Cell for Aerospace Applications
2. Multilevel Half-Rate Phase Detector for Clock and Data Recovery Circuits
3. Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion
4. A Low-Power High-Speed Comparator for Precise Applications
5. A High-Performance Gated Voltage Level Translator with Integrated Multiplexer
6. High speed and low power preset-able modified TSPC D flip-flop design and performance comparison with TSPC D flip-flop
7. Low Leakage Fully Half-Select-Free Robust SRAM Cells with BTI Reliability Analysis
8. High-Performance Ternary Adder using CNTFET
9. Probability-Driven Multibit Flip-Flop Integration with Clock Gating
10. High-performance engineered gate transistor-based compact digital circuits
11. Design and Low Power Magnitude Comparator
12. A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications
13. Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs
14. Dual-Quality 4: 2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers
15. Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders
16. Delay Analysis for Current Mode Threshold Logic Gate Designs
17. 10T SRAM Using Half-VDD Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage
18. A Single-Ended with Dynamic Feedback Control 8T Subthreshold SRAM Cell
19. Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation
20. Design for Testability of Sleep Convention Logic
21. Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator
22. Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through Scheme
23. Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology
24. Low-power And Fast Full Adder By Exploring New XOR And XNOR Gates
25. A Low Power And High Speed Voltage Level Shifter Based On A Regulated Cross Coupled Pull Up Network
26. Hybrid Logical Effort For Hybrid Logic Style Full Adders In Multistage Structures
27. Counter Based Low Power, Low Latency Wallace Tree Multiplier Using GDI Technique For On-chip Digital Filter Applications
28. Designing Efficient Circuits Based On Runtime-reconfigurable Field-effect Transistors
29. Parametric And Functional Degradation Analysis Of Complete 14-nm FinFET SRAM
30. Design And Characterization Of SEU Hardened Circuits For SRAM-based FPGA
31. Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops
32. Low Leakage Clock Tree With Dual-threshold- Voltage Split Input–output Repeaters
33. Hybrid Logical Effort For Hybrid Logic Style Full Adders In Multistage Structures
34. Radiation-hardened 14t SRAM Bitcell With Speed And Power Optimized For Space Application
35. A 7t Security Oriented SRAM Bitcell
36. Column-selection-enabled 10t SRAM Utilizing Shared Diff-vdd Write And Dropped-vdd Read For Power Reduction
37. Three-dimensional Monolithic FinFET-based 8T SRAM Cell Design For Enhanced Read Time And Low Leakage
38. Exploiting Transistor-Level Reconfiguration to Optimize Combinational circuits
39. Energy Efficient Single-ended 6T SRAM For Multimedia Applications
40. Design Of Area-efficient And Highly Reliable Rhbd 10t Memory Cell For Aerospace Applications
41. Power Efficient And Reliable Nonvolatile TCAM With Hi-PFO And Semi-complementary Driver
42. Optimized Memristor-Based Multipliers
43. The Implementation of the Improved OMP for AIC Reconstruction Based on Parallel IndexSelection
44. Low Phase Noise Ku-Band VCO With Optimal Switched-Capacitor Bank Design
45. A Very Compact CMOS Analog Multiplier For Application In CNN Synapses
46. Register -Less NULL Conventional Logic
47. A Fast-Locking, Low-Jitter Pulsewidth Control Loop for High-Speed ADC
48. Sense Amplifier Half-Buffer(SAHB):A Low-Power High-Performance Asynchronous Logic QDI Cell Template
49. A 12-bit 40-MS/s SAR ADC With a Fast-Binary-Window DAC Switching Scheme
50. Design And Characterization Of SEU Hardened Circuits For SRAM-based FPGA
51. A 0.3-V 37-nW 53-dB SNDR Asynchronous Delta–Sigma Modulator in 0.18-μm CMOS
52. A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC
53. A 16-bit 2.0-psResolution Two-Step TDC in0.18-μm CMOS Utilizing Pulse-Shrinking Fine Stage WitBuilIn Coarse Gain Calibration
54. A Dynamic Timing Error Avoidance Technique Using Prediction Logic in High-Performance Designs
55. A Wideband Low-Noise Variable-Gain Amplifier with a 3.4 dB NF and up to 45 dB gain tuning range in 130 nm CMOS
56. Analysis,Comparison and Experimental Validation of a Class AB Voltage Follower With Enhanced Bandwidth and Slew Rate
57. Column-Selection-Enabled 10T SRAM Utilizing Shared Diff-VDD Write and Dropped-VDD Read for Power Reduction
58. Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors
59. Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation
60. Fully Differential 4-V Output Range 14.5-ENOB Stepwise Ramp Stimulus Generator for On-Chip Static Linearity Test of ADCs
61. Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS
62. Many-ObjectiveSizing Optimization of a Class-C/D VCO for Ultralow-Power IoT and Ultralow-Phase-NoiseCellular Applications
63. Multiloop Control for Fast Transient DC–DC Converter
64. Probability-Driven Multibit Flip-Flop Integration With Clock Gating
65. A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS
66. A 128-Tap Highly Tunable CMOS IF Finite Impulse Response Filter for Pulsed Radar
Applications
67. Ultra-Low Power, Highly Reliable, and Nonvolatile Hybrid MTJ/CMOS Based Full-Adder for Future VLSI Design
68. Design of Low Power, High Performance 2-4 and 4-16 Mixed-Logic Line Decoders
69. Design and Low Power Magnitude Comparator
70. Bias-Induced Healing of Vmin Failures in Advanced SRAM Arrays
71. Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications
72. A Memristor Based Binary Multiplier
73. A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies
74. A Mapping Methodology of Boolean Logic Circuits on Memristor Crossbar
75. Delay Analysis for Current Mode Threshold Logic Gate Designs
76. A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications
77. Binary Adder Circuit Design Using Emerging MIGFET Devices
78. CMCS: Current-Mode Clock Synthesis
79. A Compact memristor-CMOS hybrid Look-up-table Design and Potential Application in FPGA
80. 28-nm Latch-Type Sense Amplifier Modification for Coupling Suppression

Last Updated :-05th Nov 2019

Procedure at XiLiR Technologies

1. Selection of topic IEEE Based | Selecting the right Tool
We guide Students to select the latest innovative topic on trending technologies. Students can come up with their own topics. We recommend selection Standard thesis topics from international journals like IEEE based.
We make Proper Synopsis on the Selected Topic with new work and technique to be implemented.

2. Topic Approval From your College Mentor/Guide
Your college mentor /Guide is the person who accepts the topic then we proceed further.

3. Literature survey
The literature survey is done for the topic you have selected from previous years papers.

4. The conclusion of the literature survey
Conclusion after Studying previous work on the selected topic.

5. Base Paper implementation
We guide students on how to make a working model of project from selected base paper.
Selected Base Paper is Implemented so that we can improve the result and Apply new Techniques for enhanced work.

6. Proposed work Implementation | Research Work
New techniques are Designed and applied to the Working model or Simulation Circuit for Enhanced results.
Complete Training is Given to the student on how to make a working model for your project.

7. New results and analysis
The new results from a working model are taken out and compared with the previous working model.

8. Get result Verification from your mentor
Verifying your work from college mentor/guide.

9. Thesis and Research paper Writing without Plagiarism.
Complete thesis and Research paper for Final submission in college / University. Thesis/paper are made and edited and are completely plagiarism free and report on plagiarism is given to the students.
We check thesis on the latest online software like Turnitin, plagiarism x checker etc .

10. Get Your Work Published in Leading Journals like IEEE, Scopus, UGC approved or as Required.
We help students to published their research in Internal journals or as required by students.

How to contact us

Students looking for best help in Delhi India Delhi can contact XiLiR technologies.XiLiR technologies best place of thesis-related problem whether it is for MTech or for Ph.D.

Feel Free to Contact us for any inquiry like selecting projects | New ideas | Synopsis 2019

You can contact or WhatsApp us on this any time

HINDI SPEAKING +91-9810326343

ENGLISH SPEAKING +91-9911331389

Email id : xilirtech@gmail.com

Call Now Button